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Abstract
Processor manufacturers have turned to parallelism to continue to improve processor
performance, and the bandwidth demands of these systems have risen. Silicon pho-
tonics can lower the energy-per-bit of core-to-core and core-to-memory interconnects
to help alleviate bandwidth bottlenecks. In this thesis, methods of controlling the
amount of charge entering the PiN-diode structure of a photonic ring modulator are
investigated to achieve high energy-efficiency in a constrained monolithic process. A
digital modulator driver circuit is designed, simulated, fabricated and partially tested.
This circuit uses a push-pull topology with preemphasis to reduce the energy per bit
and to prevent the ring's optical passband from shifting to the next optical channel.
A flexible driver test circuit for in-situ device characterization has been developed
with a device-to-circuit modeling framework. There are many tradeoffs that must be
analyzed from the system, circuit, and device levels.
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Chapter 1
Introduction
Existing electrical high-speed chip-to-chip interconnects will be unable to cope with
the increasing communication demands of systems with multi-core architectes. Cir-
cuit designers are looking to new technologies to help alleviate this developing bottle-
neck. Given the power constrained and cost-sensitive nature of the problem, only tech-
nologies that offer high bandwidth density (or, equivalently, low area), good energy
efficiency, and compatibility with existing mainstream manufacturing methods such
as bulk-complimentary-metal-oxide-semiconductor (bulk-CMOS) and thin-silicon-on-
insulator (thin-SOI) will be feasible contenders to strictly electrical designs [2]. This
problem spans many layers, and new technologies must be evaluated at the system,
circuit and device levels. One promising new technology is integrated silicon photon-
ics, which can take advantage of dense wavelength-division multiplexing (DWDM)
to offer good bandwidth density and high energy efficiency. To motivate our efforts
in building monolithic fully-integrated photonics, this thesis will simplify a proposed
monolithically integrated silicon-photonic multi-core system into an example optical
high-speed link circuit which can be analyzed in detail. The focus will be on the
simulation, design, and testing of one of the most critical system components, the
electrical-to-optical ring modulator and its driver circuit. Traditionally this device
has been a speed, area, and power limiter. We propose a driver circuit that uses an
all-digital push-pull topology with pre-emphasis to inject charge into the modulator
device's P-I-N diode structure. The use of pre-emphasis increases the operating speed
of the modulator device while lowering power consumption. A flexible driver circuit is
necessary because some critical device parameters, such as the diode's carrier lifetime,
are poorly controlled by the CMOS foundry and are unknown at design time.
Two test platforms for evaluating and characterizing monolithically integrated
photonics have been taped out in conventional Texas Instruments bulk-CMOS pro-
cesses and preliminary measurements have been made. The purpose of the first EOS1
test platform is primarily to characterize optical properties of the photonic devices.
The EOS1 chip also included a first generation modulator driver circuit. The second
EOS2 platform aims to demonstrate a full electrical-to-optical-to-electrical link circuit
in bulk-CMOS. The EOS2 chip includes a more flexible modulator driver to account
for unknown device parameters, as well as more sophisticated electrical infrastruc-
ture to aid in experimental testing. A motivation for this thesis is the understanding
of the required interplay between circuit design and device modeling for these test
platforms.
Chapter 2
Background
2.1 Motivation
Over the past several years there has been a slowdown in uniprocessor performance
due to power density constraints, diminishing returns of instruction-level parallelism,
wire delays, and direct random access memory (DRAM) access latency [16]. This
slowdown has prompted all major processor manufacturers to embrace parallelism
and shift to multicore architectures, where multiple simpler cores exploit thread and
data level parallelism [9]. The first dual-core processor, IBM's POWER4, arrived in
December 2001 [14]. Moore's Law quickly took effect on the number of processor
cores, scaling further with each progressive technology node. Dozens or even hun-
dreds of cores (in the case of the picoChip digital signal processor family [10]) are
now being designed on a single die to improve very-large-scale integrated (VLSI) sys-
tem performance. The core count is expected to continually increase to maintain a
steady performance improvement, leading us in the coming decade to the manycore
era shown in Figure 2-1. A corresponding increase in main memory bandwidth is
necessary if the increased core count is to result in improved application performance
[2].
Power density, wire delays and DRAM access latency are not scaling with Moore's
Law. Poor scaling of electrical interconnects in terms of energy-efficiency and data
rate limits the throughput scaling of the whole system due to on-chip power and pin-
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Figure 2-1: Scaling of manycore systems [4]
density limitations. Projected future electrical DRAM interfaces such as XDR [9] and
FB-DIMM [19] are not expected to meet the huge bandwidth demands of manycore
systems with reasonable power consumption and packaging cost. Two bottlenecks
will occur in these systems, shown in Figure 2-2; one in the on-chip and one in the
off-chip interconnect network. The on-chip network facilitates communication from
core to core and also between cores and the primary on-chip L2 cache. The off-
chip network handles communication between the on-chip cache and off-chip DRAM.
Because the bandwidth provided by future electrical interconnects will be insufficient
for these multi-core systems, alternate technologies such as silicon photonics must be
considered to alleviate the bottlenecks.
2.2 A New Technology: Silicon Photonics
New technologies at various levels of maturity are rising to the task of meeting this
manycore bandwidth challenge. Basic requirements for a feasible contender to elec-
tronic interconnects include high bandwidth density (or, equivalently, low area and
packaging), good energy efficiency, and compatibility with existing processor design
processes, i.e. bulk-CMOS and thin-SOI. Using silicon for integrated optical intercon-
m
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Figure 2-2: Interconnect bottlenecks in a manycore system
nects is an idea that has existed for decades and has been suggested since the 1970s
[18]. The high propagation losses due to scattering, low electrooptic coefficient, low
light-emission efficiency and high coupling losses prevented this technology from be-
ing adopted until the last few years, as deep-submicron fabrication techniques became
advanced enough to create photonic devices [6].
Silicon photonics shows promise in reducing the power per bit for long wires,
which can help reduce the bottleneck. Previous demonstrations of integrated silicon
photonics [1][7] have relied on specialized thick buried oxide SOI processes which
are not suitable for processor design due to the thermal isolation properties of thick
oxide and the effect on transistor electrostatics. Moreover, the mainstream VLSI
technology is bulk-CMOS which does not have any buried oxide layers. Adding
extensive process customizations to mainstream processes is prohibitively expensive
and raises the barrier for adoption, especially considering that the technology is still
in developmental stages which would make it a riskier investment. Our research
group has participated in the development of a general method of enabling silicon
photonics in bulk-CMOS and thin-SOI without changes at the process foundry, which
is a significant step forward for the technology [8]. In addition, monolithic integration
also reduces the area and energy costs of interfacing electrical and optical components
[2].
2.3 A Conceptual Integrated Link
External Chip A Ring Modulator Driver Chip B ReceiverLaser Vertical Coupler Photo-
Source and Taper Waveguide detector
Single
Ring Modulator Ring Modulator Mode Ring Filter Ring Filter
with A Resonance with A2 Resonance Fiber with A Resonance with A2 Resonance
Figure 2-3: A conceptual integrated link [2]
Figure 2-3 illustrates the concept of a fully integrated silicon photonics system,
where a multi-core processor uses a simple DWDM link for both on-chip (core-to-
core) and chip-to-chip (core-to-memory) communication. Due to the indirect silicon
bandgap, there are no known high-efficiency laser sources in Si, so unmodulated
light must come from an off-chip laser source [2]. In this example, two continuous
wavelengths of light (A,,A 2) come from an off-chip laser and are carried by a single-
mode optical fiber. The fiber arrives perpendicular to the surface of chip A, where
a vertical coupler grating tapers the light into an on-chip photonic waveguide. This
photonic waveguide is designed in the poly-silicon layer (which is traditionally used for
transistor gates) on top of the shallow trench isolation (STI). The photonic waveguide
carries the unmodulated light past a series of resonant ring modulators [5], which
modulate the intensity of the light at the resonant wavelength. Modulated light
continues through the waveguide, exits chip A through a vertical coupler grating into
another optical fiber, and is then coupled via a vertical coupler grating into an on-
chip waveguide on chip B. On chip B, each of the two receivers uses a tuned resonant
ring filter to "drop" the corresponding wavelength from the waveguide into a local
photodetector. Although not shown in Figure 1, information can be simultaneously
sent in the reverse direction using different wavelengths (A3,A4 ) coupled into the same
~ ___ ~______ll~_i_(ili(liJ
waveguide on chip B and received by chip A.
Comparing Figure 2-2 to Figure 2-3 also reveals another key advantage of this
architecture; two separate interconnect networks have now been unified into a single
network, further lowering the overhead necessary. This conceptual diagram also shows
how DWDM drastically increases the energy efficiency of the system by combining
several wavelengths onto one waveguide without increasing the area overhead.
Figure 2-4: A 256-Core integrated photonic system [2]
Figure 2-4 diagrams a more sophisticated 256-core integrated photonic system
based on the conceptual DWDM link presented earlier. DWDM is heavily lever-
aged for high density; now a single waveguide will be carrying approximately 64
wavelengths per direction for a total of 128 A, achieving over 100x improvement in
bandwidth density compared to an off-chip electrical link and over 10x compared to
an on-chip electrical link. From a system architecture standpoint, the cores have been
combined into groups of 16, with each core and its corresponding two mesh routers
displaying a label indicating its group. The datapath between a single Group 3 core
and an off-chip DRAM module is emphasized.
64 unmodulated wavelengths of light from an external laser source couple onto the
chip. After the light passes through a splitter, the ring modulator on the emphasized
core modulates the light on a particular A. This modulated light continues down the
chip until it meets the ring filter matrix. A ring filter drops the A onto a perpendicular
waveguide, and light exits the chip onto an optical fiber ribbon, where it enters the
off-chip DRAM module. It is then filtered into a photo diode and the data reaches
the electronic arbiter module. The return path of the data is identical. The total
area overhead of the photonic structures in this design is 7% of the active chip area,
which is feasible and tolerable. There are approximately 200 waveguides and 40,000
rings, with a total throughput of 40 Tb/s.
An analysis of the optical power budget for this full system, shown in Table A.1,
demonstrates the importance of optimizing the designs of critical optical structures.
Summing the various losses along the datapath in the unoptimized case and taking
into account the estimated receiver sensitivity yields an outrageous estimated exter-
nal laser power of 3.3 kW. Optimizing the designs to improve crossing loss, on-chip
waveguide loss, and drop loss reduces the necessary external laser power to a more
manageable 6.38 W. Notice that the modulator insertion loss, while not one of the
largest sources of loss, is not to be neglected and also must be optimized. In this link
budget, the modulator carries the biggest footprint and must be carefully optimized.
2.4 Silicon Photonics Area and Energy Advantage
To system designers developing the next generation of technology, a fair comparison is
necessary to determine if the apparent advantages of an optical system will outshine
the predicted performance of upcoming electrical links. Integrated silicon photonics
is still years away from becoming mainstream, so comparing a projected photonic
system to the current state-of-the-art electrical case would be unfair. For this reason
the full system from Figure 2-4 is compared to projected electrical links in the 22 nm
CMOS process node, which is still several years away.
Our analysis, shown in Table 2.1, suggests that the total energy overhead for the
i
Metric Energy Bandwidth Density
(pJ/b) (Gb/s/pm)
Global on-chip photonic link 0.25 160-320
Global on-chip optimally repeated electrical link 1 5
Off-chip photonic link (50 pm coupler pitch) 0.25 13-26
Off-chip electrical SERDES (100 pm pitch) 5 0.1
On-chip/off-chip seamless photonic link 0.25
Table 2.1: Area and Energy Comparison of Electrical and Optical Systems
various electrical back-end components of a global on-chip photonic link will be less
than 250 fJ/b, which is fivefold more efficient than a global on-chip optimally repeated
electrical link. This electrical backend is shown in Figure 2-5. To achieve the target
energy overhead of 250 fJ/b, an optically-distributed clock is necessary to avoid the
energy cost of a phase-locked loop (PLL). This optical energy overhead is also is 1-2
orders of magnitude less than state-of-the-art photonic devices [7] (not displayed in
the table) because the monolithically integrated approach lowers the capacitance of
photonic structures.
The anticipated bandwidth density of photonics is 32-64x higher for the on-chip
case. Similar gains are seen for the off-chip case, with photonics projecting a 25x
energy improvement and a 130-260x improvement in bandwidth density. Furthermore,
as shown in Figure 2-3, the on-chip and off-chip photonic links can be unified with
a single energy cost, only further justifying the development of this technology. It is
important to note that external laser power is not factored into this energy estimate
because modern processors are on-chip power-density limited, and the laser will be
powered from an external supply.
Global clock (load + source) /link
4 fF (2 fJ/b) optical
40 fF (20 fJ/b) PLL 20 fJ/b (6-bit DC DAC)
10 fF (2.5 fJ/b)
10 fF (2.5 fJ/b) 40 fF (20 fJ/b)
Figure 2-5: Electrical backend of a photonic link
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A brief analysis of the latency of the full photonic system (shown in Table A.2)
indicates that the latency of electrical and photonic systems is comparable.
The result of these analyses suggests that an integrated photonic system will
need to be optimized from multiple layers (system, circuit and device) to become
competitive with electrical links. The modulator is one of the most fundamental
parts of this system and is critical both from an energy effeciency and bandwidth
perspective, which is the motivation for this thesis.

Chapter 3
The Ring Modulator
The modulator is a fundamental building block of any electrical-to-optical system.
In contrast to passive photonic devices such as vertical couplers, splitters, and ring
filters, the modulator is an active device which can electrically turn on and off the
light flowing through it at a particular wavelength.
The forward-biased charge-injection ring modulator is a tunable resonant ring
filter. The optical frequency response of this filter follows a Lorentzian distribution,
shown in Figure 3-1 [12]. Light is modulated by shifting the stopband of the resonant
filter in and out of the optical channel. As the stopband shifts by some Af (shown as
20 GHz in the figure), the transmissivity of the filter rises from To to T. The extinction
ratio of the modulator is defined as h = T/To (or, in decibels, hdB = TdB - TOdB).
The stopband is shifted by changing the refractive index of the ring, which can be
accomplished by two mechanisms.
The pioneering work of Soref [13] showed that the free-carrier plasma dispersion
effect can change the refractive index of silicon. This effect was originally used to
provide a phase shift in branches of Mach-Zehnder (MZ) modulators [7] and more
recently to change the resonance of ring modulators [20] such as ours [8]. In order to
inject large amounts of charge into the ring's waveguide, a P-I-N diode structure is
created with the intrinsic polysilicon waveguide acting as the I-region.
In addition to charge concentration, ring resonance is also sensitive to temperature.
Although far too slow for data transmissions, this effect is useful to adjust the ring's
resonance to account for process variation. We fabricate polysilicon heaters near the
rings to both heat the rings and serve as temperature sensors. Compact analog-to-
digital (ADCs) and digital-to-analog converters (DACs) can be used to digitize the
temperature information.'
-5 AfFWHM-
-5 -
To: Transmissivity
at Resonance
I I
T: Transmissivity
/after charge injection
. .
:
I I I
-60 -40 -20 0 20 40
Frequency Detuning (GHz)
Figure 3-1: Ring modulator Lorentzian frequency response.
3.1 Ring Modulator Geometry
A top-view diagram of the ring modulator is shown in Figure 3-2. The modulator is
fabricated in the polysilicon layer usually intended for transistor gates. The waveguide
poly is doped as little as possible and unsilicided to preserve its optical properties.
Unmodulated light at the target optical channel Ao travels down the waveguide until it
reaches the In port of the modulator. Because A0 is at the ring's resonant wavelength,
light couples into the ring and travels counter-clockwise until it exits the Drop port.
1We have fabricated a novel energy-efficient charge-redistribution successive approximation ADC
in a 90 nm process which would be suitable for this purpose.
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The other optical channels pass to the Through port unaffected. If the modulator has
a perfect extinction ratio and is properly tuned, no light at A0 continues down the
Through port. A certain amount of time is necessary for the resonance to build up
inside the ring, but the ring's optical response is fast in comparison to its electrical
response and can be neglected.
Inj p+ doped poly
n+ doped poly Drop
Undoped poly
waveguide
Silicided poly
heater resistor
Through p+ doped poly n+ doped poly
Figure 3-2: Ring modulator diagram (not to scale).
Due to the limitations of fabricating curved structures on a Manhattan grid, the
ring is elongated into a racetrack shape so that the P-I-N diode structure can occupy
a straight section of the waveguide [8]. Figure 3-3 also shows the geometry of the
P-I-N structure in finer detail. The intrinsic poly waveguide has connections on one
side to thin p+ unsilicided poly fingers and on the other side to n+ fingers. Farther
from the waveguide, the finger tapers out to a silicided section with tungsten contacts
to the first metal layer.
There are several tradeoffs associated with the finger design. The fingers disrupt
the optical mode and cause loss, lowering the ring's quality factor Q and making
it more difficult to achieve good modulation depth. However, the fingers have high
resistance, and too few fingers will cause the series resistance of the diode to be high,
making charge injection difficult. A similar tradeoff exists with the choice of how
far to place the diffusion region from the waveguide. Having the highly-doped region
Q -- -- --- ~ I I
In tDrop
Through ------------
Tungsten contacts to Metal 1 '
.e------- -- - - -- - - -- -- - -- - - -- - - -- -1
WE p+ silicided
poly fingers
Taper
p+ unsilicided poly
n+ unsilicided poly
n+ silicided
poly fingers
Tungsten contacts to Metal 1
Figure 3-3: P-I-N finger structure.
close to the waveguide increases loss but makes it easier to inject charge by having a
lower diode body length. The finger spacing is also a critical parameter which must
be carefully chosen by the device designers.
3.2 Optical Modulation by Charge Injection
From a circuit designer's perspective, the ring modulator is a P-I-N diode structure
which must have charge dynamically injected into it. Modulator models in both
the circuit and device domain are necessary to predict and verify the operation of
the circuit. A link between the electrical and optical domain is however necessary to
design and simulate a working circuit to modulate light. This section will analytically
,_iia- _I I~ ~ --- ~C -- IL~n'
demonstrate that link.
The ultimate goal is to create a working electrical-to-optical-to-electrical link. The
photodiode and receiver sensitivity will determine the minimum extinction ratio that
can be tolerated. The goal of this section is to describe an analytical method to deter-
mine the amount of charge injection necessary to produce a given optical extinction
ratio. This is an important tool for circuit designers and is used in development of
the modulator driver circuit.
3.2.1 Ring Modulator Dimensions
Some racetrack dimensions must first be defined, shown in Figure 3-4. The length
of a single junction in the direction of optical propagation is Lj. There are two
such junctions in the ring. The ring's radius in the curved section is r and its total
circumference is Lto, = 2Lj + 27rr. The waveguide's height is H and its width is W.
The volume of the waveguide diode junction is Vj = 2 - Lj - W - H.
Some terminology is necessary to clarify a sticking point of confusion regarding
the diode dimensions. The junction length Lj (a parameter important in the optical
domain) is equivalent to the diode width Wd (a parameter important in the circuit
and device domains). Similarly, the waveguide width W is equivalent to the diode
length Ld. This terminology preserves the intuition that a wider diode will draw more
current at a given voltage.
3.2.2 Free Spectral Range
Light traveling through the ring at its resonant wavelength Ao (prior to charge injec-
tion) must travel an integer number of wavelengths m in one round trip Ltot [6], given
by
Ltot ko " Ltot
-- m (3.1)
Ao 2r
The wavenumber of the light is ko = _- o. The frequency spacing between
the ring's resonances, the free spectral range (FSR), is determined by the frequency
t Drop
(a) Top view
Inr
Through
Figure 3-4: Ring modulator dimensions (heater ommitted)
change required to shift the integer number of wavelengths by one.
kFSR - Ltot
=1
27
WFSR " Ltot
=1
co - 2r
FSR -Ltot
Co
= 1
Co
FSR o - 1
Ltot
c
FSR =
Ltot " ng
The speed of light in free space is c and the speed of light within the waveguide
is co = -, ng being the group index of the ring. For 1220 nm, ng = 3.3.
y
(b) Waveguide cross-section with mode
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Figure 3-5: Silicon free carrier index change at A = 1220 nm[13]
3.2.3 Free Carrier Refractive Index Change
As free electrons and holes are injected into the two I-regions, the index of refraction
(An) in those regions will decrease. The index change is sensitive to both free electron
concentration ANe and free hole concentration ANh.
An = Ane + Anh = nfeANe + nfh(ANh)0. s (3.7)
Experimental data by Soref [13] has empirically determined the values of nf, and
n fh at A = 1300 nm. The ring modulators we are using are designed for A = 1220 nm,
so Soref's data must be extrapolated. The theoretical model for refraction due to
free carriers is shown in Equation 3.8 and shows a dependence on A2, where e is
the electronic charge, Co is the permittivity of free space, n is the refractive index of
unperturbed silicon, m,,e* is the conductivity effective mass of electrons, and mh* is
the conductivity effective mass of holes [13].
An = -(e 2A 2 /87r2C2 on)[ANe/mce * +ANh/mch*] (3.8)
The A2 dependence is used to adjust the A = 1300 nm nfe and nffh coefficients to
be appropriate for A = 1220nm. The data from Figure 10 in [13] was transcribed,
and each value of -An was multiplied by (1220 nm)2 /(1300 nm)2 . A linear regression
algorithm was used to find the new values of nfe and nfh at A = 1220 nm, shown in
Figure 3-52. As Soref mentions, Equation 3.8 is too simplistic to take into account the
measured (ANh)0 s8 dependence in Equation 3.7, and there is also a slight exponential
dependence on N as well which is neglected, so there is a degree of inaccuracy in the
result. We use the experimental model of Equation 3.7 with the values of nf, and nfh
in Equation 3.9 which are valid for A = 1220 nm at injection levels of AN _ 1019 cm3 .
nfe = 4.8 x 10 - 22 cm - 3 , nfh = 4.9 x 10-18 cm - 3  (3.9)
The index change in the intrinsic region does not have a full effect on the optical
mode due to the mode overlapping the waveguide as shown in Figure 3-4b. The
charge injected in the I-region does not fully overlap with the mode, but only with a
portion. A correction coefficient F = 0.43 determined through optical simulations by
the photonic device designers is added to correct for this effect.
Anff = An F, F = 0.43 (3.10)
2This procedure was initially performed by Milos Popovid.
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3.2.4 Phase Shift Due to Refractive Index Change
The index change in the straight sections of the racetrack causes a phase shift in the
light traveling in the ring, still at wavelength A0 . The E-field of single-mode light
[15] through one straight section of the racetrack inside the I-region prior to charge
injection can be described by a vector with the Cartesian coordinate system defined
in Figure 3-4b and the light traveling in the +2-direction.
Eo = yEosin(kox)e - koLj (3.11)
Eo is a phasor at the frequency of the light; the magnitude is unimportant because
we only care about the phase of the light. The E-field of single-mode light through
one straight section of the racetrack after charge injection is Ei.
Ei = )Eosin(kix)e-j L (3.12)
Ei = Eosin(nef fkox) e -J ffkoL (3.13)
The index change is seen in the term ki = kon ff = w The phase change of
the light A O' can be described by comparing the phase of these two cases in Equations
3.11 and 3.13 (neglecting any magnitude changes).
AO' = (neffkoLj) - (k oLj) = Anfff . ko - Lj (3.14)
The light passes two of these straight regions as it traverses the ring, each with
identical charge concentrations, which doubles the phase change.
AO = 2 AO ' = Anefff 2L - ko (3.15)
3.2.5 Resonance Shift
It is useful to know how much the resonant frequency of the ring has changed by this
charge injection. Earlier it was stated that prior to charge injection, because the light
was at the ring's resonant wavelength, an integer number of trips are made by the
light around the waveguide as ko -Ltt = 27m. Because the ring's resonant wavelength
has perturbed, this relation no longer holds for an integer number of wavelengths.
ko - Ltot + AO = 2wF(m + Am) (3.16)
There are, however, the same m integer number of wavelengths in the ring for a
slightly different wavelength of light Ai, which is the ring's new resonant wavelength.
Assume the ring has not shifted by a full free spectral range (FSR) through charge
injection, but rather by a small perturbation. We can solve for the new wavelength,
which will initially be represented by the perturbed wavenumber ko + Ak.
(ko + Ak) . Ltt + A = 2rm (3.17)
ko -Ltot + Ak -Ltot + AO = 27rm (3.18)
By subtracting ko Ltot = 2w7m from Equation 3.1 earlier,
Ak. Ltot + A = 0 (3.19)
This equation is not yet in a useful form to see how the ring's resonance shifts
as a result of the phase change of the light. From the general form of the dispersion
relation, k = w.
c
Ak = A(wnef) (3.20)Co
By definition,
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AkAk = A Aw (3.21)
A(wneff) 1Ak = - .w (3.22)
Aw co
The group index can be written as ng = (enff)
Ak = n" - Aw (3.23)
Co
This expression is combined with Equation 3.19 and simplified.
ngLtot . Aw + AO = 0 (3.24)
The expression for FSR from Equation 3.6, FSR = c/(Ltot n), is used to simplify
further.
Aw = -AO (3.25)
FSR
1 AW= (3.26)
FSR 27 27r
Af A¢
- =- -AO (3.27)
FSR 2-x
Equation 3.27 describes how much the ring's resonant frequency will shift (Af)
based on the phase shift of the light inside of the ring (AO). This is useful because
it is one step closer to an analytical link between the charge in the I-region and the
transmissivity of the ring in the optical channel. As mentioned earlier, the receiver
sensitivity and the laser power will determine the minimum extinction ratio that can
be tolerated. TOdB determines the maximum extinction ratio that is theoretically
possible. The transmissivity TdB cannot be greater than 0 dB, so if TOdB is -10 dB,
for instance, the maximum possible extinction ratio would be 10 dB.
A tradeoff between optical laser power and modulator power is evident. A large
extinction ratio requires less optical laser power for a given receiver sensitivity. How-
ever, a large extinction ratio requires higher charge injection and thus higher current
and power, making it electrically more expensive and slower. A lower extinction ratio
is electrically cheaper but requires higher optical laser power. An extinction ratio of
3 dB is a reasonable target because this is a twofold change in optical power between
a 1-bit and a 0-bit.
The Lorentzian distribution in Equation 3.28 describes the relationship between T
and A0. The full-width-half-max phase shift AqHWHM will change the transmissivity
from To to 2T, or 3 dB. Note from Figure 3-1 that the ring's transmissivity at its
shifted resonant frequency is higher than To due to the optical loss introduced by the
injected carriers. This behavior decreases the extinction ratio, but it is not modeled
in this analysis. The insertion and through loss is also affected with higher carrier
injection.
1-To
T(A) = - 1 (3.28)
AOHWHM
The full-width-half-max bandwidth of the ring AfFWHM (shown graphically in
Figure 3-1) and full-width-half-max phase shift AqFWHM are related by Equation
3.27.
AfFWHM A FWHM (3.29)FSR 27r
The half-width-half-max phase shift is half of the full-width-half-max phase shift.
The negative sign can be neglected because the Lorentzian distribution is symmetric.
2 AOHWHM = FWHM = 2r. FWHM (3.30)FSR
AfFWHM
AHWHM = fFH (3.31)FSR
Therefore, when the phase shift A0 reaches A4HWHM, the optical extinction ratio
will be 3 dB. The amount of charge necessary to create this phase shift is determined
by combining the expressions for AO from Equation 3.14 and AWHWHM from Equation
3.31.
A Aneff -2L ko (332)
AObHWHM 7r' AfFWHM/FSR
A few substitutions are necessary. From Equation 3.10, Aneff = An F; from
Equation 3.6, FSR = c/(ng, Ltot), and ko = 27r/Ao.
A _ An. F-2Lj-27n c
AOHWHM 0 i 7' AfFWHM ng - Ltot
From Equation 3.7, An = nfANe + nfh(ANh) ° 8 , and the ring's total length Ltot
is a combination of the two straight sections and the two curved sections; Ltot =
2Lj + 27rr.
A = [nfeANe + nfh(ANh).s] F -4Lj - c(3.34)
A HWHM A0 AfFWHM ' ng(2Lj + 27rr)
A= (3.35)
AOHWHM
The ratio A/AHWHM is referred to as the injection ratio y.
3.2.6 Uniform Carrier Injection
Figure 3-6 shows the free electron and hole concentration in the I-region cross-section
with varying voltage (from Sentaurus simulations) showing the uniform charge density
above V 0.4 V. The I-region extends from x = 0.05 pm to x = 0.515 pm. Equation
3.34 makes the assumption that the carrier injection across the I-region is uniform.
A Sentaurus3 device simulation of the cross-section of the diode is shown in Figure
3-6. In this figure, the light propagates into the page, and the anode and cathode
are on the left and right sides of the graph, respectively. The result of the simulation
confirms that the carrier injection is uniform across the diode's length for both AN
and ANh for I-region lengths of 0.5 to 2.0 pm and forward-bias voltages above 0.4
3Sentaurus is a software suite developed by Synopsys for device simulation.
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Figure 3-6: Free electron and hole concentration
V, well below the turn-on voltage of the diode. Also, a distinction has been made
between the free electron concentration ANe and the free hole concentration ANh, but
for forward-bias voltages above 0.4 V, these concentrations are identical, confirmed
by the same Sentaurus simulation and shown in Figure B-1.
AN = ANe = ANh for VD > 0.4 V (3.36)
AN now represents the free electron-hole pair concentration in the I-region.
3.2.7 Carrier Injection to Reach Half-Width-Half-Max
When A0 = AOHWHM (- = 1), the extinction ratio will be 3 dB. The charge con-
centration necessary to reach this extinction ratio will be defined as AN0 .
A= [nfeAN + nfh(AN)0 .8 ] -F 4Lj c (337)
AOHWHM =o - AfFWHM ' ng(2Lj + 27rr)
[nfeANo + nlfh(ANo)o. 8 ] F 4Lj -c
Ao AfFWHM -n,(2Lj + 21rr)
38
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Equation 3.38 is a transcendental expression and requires an iterative numerical
method to solve for ANo. A simpler expression for the refractive index change An
could be used to linearize the equation at a loss of accuracy.
3.2.8 Quality Factor
It is worth noting that Equation 3.38 can also be put in terms of the Q of the ring,
demonstrating analytically that a higher Q will increase modulator performance by
lowering the charge injection necessary for a given extinction ratio.
Q = fo c (3.39)
AfFWHM AO 'AfFWHM
[nfeANo + nh(ANo)0.8] F 4Lj Q(3.40)
n, (2Lj + 27rr)
3.2.9 Junction Length Tradeoff
One more discovery from Equation 3.38 is more apparent if the equation is put in
terms of total carriers ANtt rather than carrier concentration.
ANo0 =ANtot (3.41)
V 2Lj - W H
.[nfe A + -( ANo )o.s] . .4L -Q
fe2L.W.H nfh 2LjWH 4(3.42)2" 1 = ng( 2 Lj + 27rr)
The numerator and denominator are multiplied by the total junction volume
Vj = 2Lj - W -H and the ring modulator volume Vtot = (2Lj + 2-rr) -W -H is substi-
tuted.
= 1 [n fe ANtot + nfh * (2L - W -H) 0 2 . (ANtot)08]- F 2Q (343)
g i Vtot
There is a design tradeoff involved in choosing Lj for a given ring circumference.
A longer Lj will lower the series resistance of the diode, but it will also raise the
junction capacitance. The significance of Equation 3.43 is that the effect of Lj on
the modulation depth (for a given circumference) is weak, while it allows us to make
tradeoffs at the circuit level. Notice that a larger Lj will require more current from
the circuit.
3.2.10 Determining Carrier Injection for a Given Extinction
Ratio
A more general form of Equation 3.38 to solve for AN given any extinction ratio h is
a more useful tool; Equation 3.38 only solves for AN0 for the specific extinction ratio
of 3 dB.
h = T/To (3.44)
T = h To (3.45)
(3.46)
The Lorentzian distribution describing the optical transmissivity from Equation
3.28 can be solved using the given h.
T(A) = 1- (3.47)1 + Y2
1 - To1-T = 1-To (3.48)
1 + Y2
1 - To
1 = 1-T (3.49)1-T
1 - To
S 1-T 1 (3.50)1-T
S= 1-h.T 1  (3.51)
-h (.To
(3.52)
Equation 3.37 is combined with Equation 3.51 to find the
this injection ratio.
AN necessary to reach
1 - To [nfAN + nfh(AN)0.8] F .4Lj - c
1 - h -To Ao - AfFWHM 'ng(2Lj + 27rr)
Again, Equation 3.53 is a transcedental equation without a simple
only unknown is AN.
(3.53)
solution. The
3.2.11 Conclusion
This section has described an analytical method to determine the amount of charge
injection necessary to produce a given optical extinction ratio. This is an important
tool for circuit designers and is used in development of the modulator driver circuit.
3.3 A Ring Modulator at A = 1220 nm
This section will use the methods of the previous section to analyze a realistic ring
modulator designed for a commercial 32 nm bulk-CMOS process.
Below are some of the optical parameters and physical constants relevant to the
ring modulator.
c = 3 x 108 m /s (Speed of light)
A = 1220 nm (Resonant wavelength)
ng = 3.3 (Waveguide group index)
F = 0.42 (Mode overlap)
FSR = 1.4 THz (Free spectral range)
AfFWHM = 270 GHz (Ring bandwidth)
nfe = 4.8 x 10- 22 cm-3 (Refraction electron coefficient)
nfh = 4.9 x 10- 18 cm-3 (Refraction hole coefficient)
(3.54)
(3.55)
(3.56)
(3.57)
(3.58)
(3.59)
(3.60)
(3.61)
o = -10 dB (Transmissivity at resonance)
h = 3 dB (Target extinction ratio)
7 = 1 (Injection ratio for h = 3 dB)
(3.62)
(3.63)
(3.64)
(3.65)
The ring geometry is given below using the dimensioning from Figure 3-4.
Lj = 6 /m (Single junction length)
r = 8 /m (Bend radius)
W = 430 nm (Waveguide I-region width)
H = 90 nm (Waveguide height)
= 4.128 x 10- 13 cm - 3 (Diode I-region junction volume)
= 62.3/ m (Ring circumference)
(3.66)
(3.67)
(3.68)
(3.69)
(3.70)
(3.71)
(3.72)
The MATLAB fzero command was used to solve Equation 3.38 using the above
parameters to find the injected charge density necessary for an extinction ratio of
3 dB.
ANo
AQ0
= 2.1 x 1018 cm-3
= 1.9 x 10-1 C
(3.73)
(3.74)
(3.75)
These parameters were used to explore the modulator driver design space.
3 The actual device parameters for the process are protected under a non-disclosure agreement
but the given parameters are a reasonable substitute.
3.4 The P-I-N Diode
The P-I-N diode is a meeting point between the circuit and device designers. Both
need accurate models of the diode to simulate and verify the behavior of the device.
An accurate diode model is also necessary to analyze the numerous design tradeoffs.
The development of a valid model across the optical, device, and circuit domains
requires iteration between multiple simulators. The simulation design flow for devel-
oping a model for the P-I-N diode is shown in Figure 3-7.
Figure 3-7: Simulation design flow.
3.4.1 Device Simulation using Sentaurus
The Sentaurus device simulator can provide a more accurate physical simulation of the
P-I-N diode at the expense of poor integration with complicated circuit descriptions.
A two-dimensional diode simulation setup is shown in Figure 3-8. The simulation is
performed on a diode cross-section, where the light blue block in the center represents
the intrinsic poly region with optical propogation going into and out of the page. The
p+ doped anode is on the left of the figure and the n+ doped cathode is on the right,
with oxide on the top and bottom of the polysilicon sections. A fine mesh is defined
around the polysilicon sections, and to decrease simulation time, a coarser mesh is
used for the oxide regions.
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Figure 3-8: P-I-N cross-section showing Sentaurus simulation mesh.
This simple simulation setup allows several design tradeoffs to be analyzed. Poly
thickness is set by the foundry and cannot be changed by the device designers, but
the diode body (shown in Figure 3-8 across the x-axis) is one parameter that can
be chosen. A small diode body length is good from an electrical perspective because
it lowers the resistance of the device and increases the injected carrier density for a
given voltage, as shown in the Sentaurus results in Figure 3-9 4. However, a diode
body length smaller than the waveguide width will cause high through loss and will
further decrease the overlap of the injected carriers with the optical mode.
The I-V curve of the diode is used at design time to determine some first-order
qualities of the driver circuit, such as the on resistance and the required current
4Figure 3-9 shows data valid for silicon with a carrier lifetime of 1 /s. Polysilicon with a carrier
lifetime of 1 ns achieves approximately 5x less carrier density at a bias of 1.0 V, but the shape of
the graph (including the carrier concentration saturation) is similar
~ilC~I~ - I la~
" 10"-
10
'7
-a- w=250nm
-A-- w=750nm
-- w=1000nm
- w=1500nm
-0- w=2000nm
10
l
8
0 0.2 0.4 0.6 0.8 1 1.2
Voltage (v)
Figure 3-9: Simulated injected charge concentration vs. voltage.
drive necessary to reach a target voltage and charge concentration. The I-V curve is
also dependent on the diode length. Figure 3-10 shows the simulated dependence on
diode length. This simulation matches measured data from the 65 nm EOS1 chip in
Figure 3-11 reasonably well for design purposes. The discrepancy in the graphs can
be explained by several causes. The Sentaurus simulations do not model the series
resistance of the interconnect to the diode. Also, the drawn diode length does not
necessarily correspond to the fabricated length due to the dopant diffusion in the
fingers.
3.4.2 Device Simulation using SPICE
The analysis of the previous section demonstrated a link between the injected charge
in the I-region and the modulation depth. We modified a SPICE model of a power
P-I-N diode under high injection [17] to represent the P-I-N modulator device [3].
This SPICE model implements a Pad6 approximation of the I-region charge using an
RLC network. The total charge in the I-region is represented as a subcircuit node
voltage, which is easily exported to MATLAB or other data processing tools. This
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Figure 3-10: P-I-N I-V curve for various I-region lengths (Sentaurus).
SPICE model allows us to generate optical eye diagrams from electrical simulatons.
This model is highly convenient for electrical simulations, but because its model is
behavioral in nature, its accuracy is limited and needs to be calibrated with device
simulations.
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Chapter 4
The Modulator Driver
4.1 Introduction
The goal of the modulator driver is to inject charge into the P-I-N diode. This charge
changes the index of refraction inside the I-region (the waveguide), blueshifting the
ring modulator's resonant frequency and raising the transmissivity at the resonant
frequency. In Chapter 3, both the ring modulator and its P-I-N diode were ana-
lyzed and Equation 3.53 provides a link between a target extinction ratio and the
injected carrier concentration. This chapter describes the evolution of a modulator
driver designed to inject the minimum amount of charge necessary to reach the target
extinction ratio, resulting in high speed and high energy efficiency.
4.2 A Case for Pre-Emphasis
The first step in the development of the modulator driver is to analyze a simplified
model to gain a basic understanding of the limits and requirements of the circuit.
It is assumed that we have chosen a target extinction ratio (3 dB is a good choice)
and that the analysis of Chapter 3 yielded a minimum AN 0 = 2.1 x 1018 cm- 3
necessary to reach that extinction ratio. The minimum injected charge necessary is
AQo = 1.9 x 10-13 C.
The charge Q(t) in the I-region follows a first-order linear differential equation,
where i(t) is the diode current and T is the carrier lifetime in the I-region [11].
dQ(t) Q(t)
= i(t) - (4.1)dt T-
The solution to this equation makes the initial condition assumption that Q(0) = 0.
Qs is the steady-state charge in the I-region.
Q(t) = Qs [1 - e ] (4.2)
Qs = w " i(t) (4.3)
The nonlinear relationship between the charge in the I-region and the optical
transmissivity can be exploited to increase energy efficiency and speed. With a fixed
driver resistance, on a transition from a 0 to a 1 bit, the charge in the I-region will
steadily grow toward Qs, reaching Qs perhaps sometime in the middle of the bit. If
the driver circuit provides i(t) such that Qs = Qo, the resulting optical eye diagram
will be poor at high speed due to the slow rising trajectory of Q(t). A pre-emphasized
driver can do much better. A driver with a much lower resistance for a small portion
of the bit time on a 0 to 1 transition will increase the charge in the I-region much more
rapidly, improving the optical eye diagram [20]. The total driver resistance during
pre-emphasis is referred to as RA, the resistance during the remaining forward bias
portion of the bit time is RB, and the reverse-bias driver resistance is Rc.
This pre-emphasis technique has three main advantages:
* It lowers the amount of steady-state charge necessary for a 1 bit, increasing
energy effeciency.
* Because the amount of steady-state charge has been reduced, there is less chance
of shifting all the way to the next optical channel.
* The modulator can operate at higher speeds.
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To estimate the required driver resistance at a datarate of 5 Gb/s, it is assumed
that the pre-emphasis driver will be active for the first quarter of a bit time for a 0
to 1 transition, or 50 ps. The goal of the pre-emphasis driver will be to raise Q(t) to
the level of Qo by the end of the pre-emphasis pulse. Although r, is unknown to at
least an order of magnitude, a guess of 1 ns is not unreasonable.
Q(t = 50ps) = Qo = QSA" (1 - e(- 50ps/lns)) (4.4)
QSA = 3.9 x 10-12 C (4.5)
In a commercial CMOS process, VDD is fixed, and is approximately 1.0 V at the
32 nm node. A digital driver circuit can be approximated to the first order by the
circuit shown in Figure 4-1. Rdr is the total resistance of the driving transistors and
Rs is the series resistance of the P-I-N diode. This simplification of the driver circuit
is used to find an appropriate starting range for the driver resistance to make a first
estimate at the transistor sizing.
R, Rs
VDD PiN Diode V,
Figure 4-1: First order charge rise time schematic.
The high Vth of the P-I-N diode, shown earlier experimentally in Figure 3-11,
means that a low Rs and Rdr are necessary to achieve a reasonable Qs. The Vth of
the modulator diode is approximately 0.8 V for currents in the range of 1 mA. The VDD
limit of the process is also a concern. For demonstrating short-term functionalality
of the modulator driver, VDD can be temporarily raised to 1.5 or 2.0 V if the driver
cannot provide enough current at 1.0 V. This solution is not feasible for mainstream
adoption of silicon photonics due to the degradated reliability of the circuits. It is
also important to note that above a certain bias voltage, the carrier concentration
in the I-region begins to saturate, as shown in Figure 3-9, so increasing the voltage
further may have little effect.
VDD - Vthi(t) = VDD - V (4.6)
RA + Rs
VDD - VthQSA = Rs (4.7)
RA + Rs
VDD - Vth
RA + Rs = CV = 51Q (4.8)
QSA
With a diode contact resistance of approximately 30 Q, the pre-emphasis driver
resistance should be 20 Q. Unfortunately, due to the high Vth, the transistors are
likely to be in the triode region, and this target is difficult to achieve without an
unreasonably large driver circuit.
Once the pre-emphasis pulse ends and the charge reaches the level of Qo, the
pre-emphasis driver will deactivate and the forward-bias driver will be active. The
forward-bias driver will only sustain the charge at the level of Qo.
VDD - Vth
RB = 7c' - Rs = 1.0kQ (4.9)Qo
The forward-bias driver resistance is much more reasonable. We chose a nominal
design point where the pre-emphasis driver is four times the strength of the forward-
bias driver and two times the strength of the reverse-bias driver.
4.3 First Generation Modulator Driver
The first chip we fabricated, named EOS1, was intended primarily for characterizing
and demonstrating different integrated optical structures. The chip was designed in
a commercial 65 nm process and is the first integrated photonics chip to use bulk-
CMOS. Its 2 mm x 2 mm2 area is divided into horizontal test rows containing various
--_~^II-Uli~FI-(T-I2-F1~1- --
optical test structures, such as vertical grating couplers, paperclip loss measurement
structures, waveguides of different widths, photodiodes, and modulators. A minimal
number of Design Rule Check (DRC) waivers were necessary to tape out the design,
proving that the technology is compatible with existing processes.
After the chip returns from the foundry it must be post-processed to remove the
substrate directly underneath the waveguide to avoid high optical losses. Rows of
etch vias extending from top-layer metal down to the substrate run laterally across
the chip in close proximity to the waveguides. During postprocessing these vias are
etched away, leaving holes from the top of the chip down to the substrate. Xenon
difluoride gas is released into these holes, eating away the substrate underneath the
etch row and the waveguide and leaving an air gap. The end result of this process is
shown in Figure 4-2.
Figure 4-2: Cross section of an undercut waveguide.
The chip has eight standalone modulator drivers based on our best estimate of
the diode properties. These eight modulators are the only electronics on the chip and
is confined to the top row; the rest is dedicated solely to optical test structures.
The modulator driver is a custom digital push-pull circuit with sub-bittime pre-
emphasis [20]. The schematic for the driver is shown in Figure 4-5 and the optical
layout of the ring modulator is shown in Figure 4-4. A closer view of the electrical
layout is shown in Figure 4-6.
F I C ---
Figure 4-3: EOS1 die photo.
At the beginning of a zero to one transition, both the pre-emphasis driver and
the forward-bias driver are active, maximizing the current into the I region. After a
short time (less than a bit time), the pre-emphasis driver deactivates, lowering the
current into the diode. The unbalanced weak driver has a strong NMOS and a weak
PMOS. The strong NMOS ensures that there is a strong reverse bias for a one to zero
transition, quickly sweeping the charge out of the I region. The pre-emphasis pulse
only occurs during a zero to one transition. The modulator operates at 10 Gb/s in
simulations.
The carrier lifetime of the poly-Si is unpredictable due to an unknown amount of
defects and varies from fab to fab, so this parameter was difficult to estimate at the
time of chip design. The operation of the modulator depends heavily on the carrier
lifetime. To account for varying carrier lifetimes in the diode, two flavors of the mod-
ulator are included in the EOSI chip. One flavor has a stronger weak driver than the
other to adjust the charge injected into the diode. Experimental results are not yet
available, but the energy efficiency is predicted to be approximately 50 fJ/bit. Once
the post-processing of the chip is complete, measurements will be made to determine
how well the SPICE model fits the characteristics of the modulator diode. DC mea-
surements taken on the diode, shown in Figure 3-11 show a Vt dependence on the
diode length, which is not included in the model. The diode's Vt is higher than was
expected at design time, so the circuit must be run at higher than its target of 1.2 V.
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Figure 4-4: EOS1 modulator layout.
The unpredictable diode parameters such as carrier lifetime prompted a far more
configurable design for the next chip to account for process uncertainty. The lack
of electrical output in the EOS1 design made lab testing and debugging particularly
tricky, which led us to develop more sophisticated infrastructure for the next chip.
4.4 Second Generation Modulator Driver
Although testing of the 65 nm chip was not complete, we had an opportunity to
fabricate a second chip, EOS2, using a state-of-the-art TI 32 nm bulk-CMOS process.
The goal of this second chip is to create an entire on-chip optical link.
The second generation modulator driver, shown below in Figure 4-7, is another
custom digital push-pull circuit with sub-bittime preemphasis. The P-I-N diode is
either forward or reverse biased by the three sets of pull-up and pull-down elements,
and the strength of these elements can be digitally tuned across four bits.
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Figure 4-5: First generation (EOS1) modulator driver schematic
Figure 4-6: EOS1 CML to CMOS converter and modulator driver layout
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Figure 4-7: Schematic of second-generation (EOS2) modulator driver.
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Figure 4-8: Pull-up and pull-down elements.
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Figure 4-9: Conceptual schematic of second-generation (EOS2) modulator driver.
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Figure 4-10: Conceptual schematic of second-generation (EOS2) modulator driver.
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The four configurable elements of the pre-emphasis profile are seen in Figure
4-11. The wide range of configurability will be able to adapt to the uncertain device
properties of the P-I-N diode. If the models for the diode are reasonably accurate,
then the modulator should work at its designed speed of 5 Gb/s (see Figure 4-12). If
the carrier lifetime is between 100 ps and 1 ns, simulations suggest the modulator can
also work at 10 Gb/s. The driver currents for pre-emphasis, forward bias, and reverse
bias can be tuned to within an order of magnitude. The duration of the pre-emphasis
pulse can be tuned in the range of 10 ps to 100 ps.
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Figure 4-11: Configurable parameters of the P-I-N current profile.
A major limitation of the previous EOSI chip is that the modulators are stan-
dalone elements that must be individually tested by looking at the optical output. If
the vertical couplers perform poorly, it is difficult to determine if the modulator is
working correctly or not. The EOS2 chip is electrically far more sophisticated - in
addition to modulators, this chip also has configurable data receivers, configurable
clock receivers, and data snapshot buffers. A serial scan chain allows the bits to be set
and read easily by an FPGA or a similar external circuit. The scan chain architecture
makes it much easier to test and debug the EOS2 chip.
4.5 Conclusion
The previous chapter showed the link between optics and circuits by analytically
determining the charge injection necessary to achieve a target extinction ratio. This
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Figure 4-12: 5 Gb/s eye diagram, 1 ns carrier lifetime (random data)
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chapter showed the development of a driver circuit designed to inject that amount of
charge quickly into the P-I-N diode structure by using pre-emphasis to take advantage
of the nonlinear optical transfer function.
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Chapter 5
Conclusion
As multi-core systems become more prevalent, new technologies will be needed to solve
the bandwidth problem. Silicon photonics is a budding technology with the potential
to have a large impact on the computing market if it can be economically integrated
with current CMOS processes. While previous efforts in the field have relied on
esoteric processing techniques such as thick-oxide SOI, our group has developed a
method to enable silicon photonics in commercial bulk CMOS. We have taped out
two test chips to demonstrate the feasibility of this new method.
Several building blocks are necessary to create a working integrated optical link.
The focus of this thesis is on the modulator design as one of those primary building
blocks, the modulator. The ring modulator was analyzed simultaneously from the
device, circuit, and architecture perspectives, and the experiments with the two test
chips are ongoing.

Appendix A
Tables
Component Preliminary Design Power Loss Optimized Design Power Loss
Coupler loss 1 dB/coupler 3 dB 1 dB/coupler 3dB
Splitter loss 0.2 dB/split 1 dB 0.2 dB/split 1dB
Non-linearity 1 dB 1 dB 1 dB 1 dB
Through loss 0.01 dB/ring 3.17 dB 0.01 dB/ring 3.17 dB
Modulator insertion loss 1dB IdB 0.5 dB 0.5 dB
Crossing loss 0.2 dB/crossing 12.8 dB 0.05 dB/crossing 3.2 dB
On-chip waveguide loss 5 dB/cm 20 dB 1 dB/cm 4 dB
Off-chip waveguide loss 0.5x10- 5 dB/cm 0 dB 0.5x 10- dB/cm 0 dB
Drop loss 2.5 dB/drop 5 dB 1.5 dB/drop 3 dB
Photodetector loss 0.1 dB 0.1 dB 0.1 dB 0.1 dB
Receiver sensitivity -20 dBm -20 dBm -20 dBm -20 dBm
Power per wavelength 26.07 dBm -1.03 dBm
(0.40 W) (0.78 mW)
Power required at source 3.3 k W 6.38 W
Table A.1: Optical Power Budget
Component Latency
Serializer/Deserializer 50 ps
(50 ps each)
Modulator driver latency 108 ps
Through latency 7.5 ps
(2.5 ps/adjacent channel)
Drop latency 60 ps
(20 ps/drop)
Waveguide latency 427 ps
(106.7 ps/cm)
SM fiber latency 483 ps
(48.3 ps/cm)
Photodetector + TIA latency 200 ps
Total latency 1.385 ns
Table A.2: Optical Data Transmission Latency
Symbol Description and Nominal Units
Lj Length of single diode junction in direction of optical propagation [m]
H Waveguide height, determined by thickness of polysilicon layer [m]
W Waveguide width transverse to the direction of optical propogation [m]
r Ring radius in curved section of racetrack [mn]
Ltot Total circumference of ring resonator [m]
V Single waveguide diode junction volume [i 3 ]
Vtot Total ring modulator volume including waveguide and I-region volumes [m3 ]
x Position variable along diode length transverse to direction of optical propogation
Ld Diode length (similar to waveguide width W)
Wd Diode width (equivalent to junction length Lj
c Speed of light in free space; 3x 108 m/s
co Speed of light in waveguide prior to index shift [m/s]
q Electron charge; 1.602x10 - 19 C
co Permittivity of free space; 8.854x 10- 12 F/m
mce* Conductivity effective mass of electrons [kg]
mnch* Conductivity effective mass of holes [kg]
A0  Wavelength of ring resonance at target optical channel [m]
Xi Wavelength of ring resonance after charge injection [m]
ko Wavenumber of light at ring resonance [m- 1]
ki Wavenumber of light after charge injection [m- 1 ]
wo Angular frequency of ring resonance [rad/s]
fo Frequency of ring resonance [Hz]
FSR Ring resonator free spectral range [Hz]
kFSR Wavenumber of free spectral range [m - 1]
WFSR Angular frequency of free spectral range [rad/s]
Q Quality factor of ring resonator
m Non-zero integer number of wavelengths in a round trip around the ring at resonance
Am Pertubation to m due to charge injection
Ak Pertubation to k0o due to charge injection
To Transmissivity of ring filter at AX prior to charge injection
TodB Transmissivity of ring filter at A0 prior to charge injection [dB]
T Transmissivity of ring filter at A after charge injection
TdB Transmissivity of ring filter at Ao after charge injection [dB]
h Extinction ratio at A0o
hdB Extinction ratio at A0o
Af Frequency shift of ring resonance due to charge injection [Hz]
AOHWHM Half-width-half-maximum phase shift to light at A0 due to charge injection
AFWHM Full-width-half-maximum phase shift to light at A0 due to charge injection
AfHWHM Half-width-half-maximum resonant frequency shift due to charge injection [Hz]
AfFWHM Full-width-half-maximum resonant frequency shift due to charge injection [Hz]
Eo E-field vector representing light in the waveguide prior to charge injection [V/m]
E E-field vector representing light in the waveguide after charge injection [V/m]
Eo Complex phasor representing E-field magnitude at Ao [V]
n Refractive index in unperturbed polysilicon
ng Group index of ring waveguide
An Change in refractive index due to carrier injection (or temperature change)
An Change in refractive index due to injected electrons
Anh Change in refractive index due to injected holes
Aneff Effective index change due to charge injection
F Waveguide mode overlap coefficient
nf Polysilicon free electron index change coefficient [cm - 3]
nfh Polysilicon free electron index change coefficient [cm - 3 ]
AN Injected electron-hole pair concentration in the diode I-region [cm - 3]
ANe Injected electron concentration injected in the diode I-region [cm - 3]
ANh Injected hole concentration in the diode I-region [cm - 3 ]
ANo Required injected free carrier concentration to achieve a 3 dB extinction ratio [cm - 3 ]
ANtot Required number of injected free carriers to achieve a 3 dB extinction ratio
AQ 0  Required amount of injected charge to achieve a 3 dB extinction ratio
Y Injection ratio
A0' Phase change to light at Ao from a single P-I-N diode junction due to charge injection
AO Phase change to light at Ao from both diode junctions due to charge injection
t Time [s]
Q(t) Total injected charge in I-region [C]
Qs Steady-state charge in I-region [C]
r - Polysilicon carrier lifetime [s]
i(t) Diode current [A]
VD Diode bias voltage [V]
VDD Supply voltage [V]
Vth Diode threshold [V]
Rdr Effective driver resistance
RA Effective pre-emphasis driver resistance
RB Effective forward-bias driver resistance
Re Effective reverse-bias driver resistance
Rs P-I-N diode series contact resistance
Table A.3: Symbol description
Appendix B
Figures
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Figure B-1: Free electron and hole concentrations
Figure B-1 shows equal ANe and ANh above V f 0.4 V in a forward-biased P-
I-N diode (from Sentaurus simulations). The I-region extends from x = 0.05 pm to
x = 0.515 pm.
- Bob,-
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